## FAX RECEIVED

DEC 0 1 2000

PETITIONS OFFICE

Sheet I of 2

PTO-1449 (Modified)	ATTY, DOCKET NO. RA001C10	SERIAL NUMBER 09/514,872	
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	APPLICANT(S) FARMWALD ET AL.		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	FILING DATE FEBRUARY 28, 2000	GROUP ART UNIT 2781	

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLAS\$	FILING DATE
	4,633,735	05/05/87	Novak, et. al			
	5,684,753	11/04/97	Hashimoto, et al			
	4,322,635	03/30/81	Redwine			
	5,006,982	04/09/91	Ebersole et al.			
	4,636,986	01/13/87	Pinkham			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Ikeda, Hiroaki et al., "100 MHz Serial Access Architecture for 4Md Field Memory," Symposium
	of VLSI Circuits, Digest of Technical Papers, pp. 11-12 (Jun. 1990)
	Takasugi, A, et al., "A DATA TRANSFER ARCHITECTURE FOR FAST MULTI-BIT
	SERIAL ACCESS MODE DRAM", 11TH European Solid State Circuits Conference, Toulouse
	France pp. 161-165 (Sep. 1985)
	Ray Pinkham et al., "A 128Kx8 70-MHz Multiport Video RAM with Auto Register Reload and
	8x4 WRITE Feature," IEEE Journal of Solid State Circuits, vol. 23, no. 3, pp. 1133-1139 (Oct.
	1988)
	Graham, Andy et al., "Pipelined static RAM endows cache memories with 1-ns speed",
_	Electronic Design pp. 157-170 (Dec. 1984)
	Robert J. Lodi et al., "Chip and System Characteristics of a 2048-Bit MNOS-BORAM LSI
•	Circuit," IEEE International Solid-State Circuits Conference, (Feb. 1976)
	Pinkham, Raymond, "A High Speed Dual Port Memory with Simultaneous Serial and Random
	Mode Access for Video Applications," IEEE Journal of Solid-State Circuits, Vol. SC-19, No. 6,
	pp. 999-1007 (Dec. 1984)
	Ishimoto, S. et al., "A 256K Dual Port Memory," ISSCC Digest of Technical Papers, p. 38-39
_	(Feb. 1985)

EXAMINER	DATE CONSIDERED
EXAMINER: Initial citation if reference was considered. Draw line Include copy of this form with next communication to applicant.	through citation if not in conformance to MPEP 609 and not considered.

PTO-1449 (Modified)  U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT		ATTY. DOCKET NO. RA001C10	SERIA	SERIAL NUMBER 09/514,872			
		APPLICANT(S) FARMWALD ET AL.					
		FILING DATE FEBRUARY 28, 2000	GROUI	GROUP ART UNIT 2781			
			U.S. PATENT DOCUMENTS				
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE	
	4,979,145	12/18/90	Remington et al.				
	5,276,846	01/04/94	Aichelmann Jr., et. al				
		F	OREIGN PATENT DOCUMENTS			l	
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB ÇLASS	TRANSLATION YESHO	
-	Tomoji Takada et Transistor DRAI 1656-1659 (Dec. Amitai, Z., "Burs pp. 29-32 (Nov. 1 Robert J. Lodi et a	al., "A Video ( M Line Memor 1989) t Mode Memor 990) al., "MNOS-BO	TS (Including Author, Title, Dare, Po Codec LSI for High-Definition ries," IEEE Journal of Solid-Sta ries Improve Cache Design,"  DRAM Memory Characterist 22-631 (Oct. 1976)	n TV Systems ate Circuits, V WESCON/90	with One ol. 24, No Conference	. 6, pp.	
EXAMINER			DATE CONSIDERED				
EXAMINER: Include copy o	Initial citation if referen f this form with next co	ce was considered. mmunication to app	Draw line through citation if not in co plicant.	nformatice to MF	PEP 609 and	nol considere	